← Back
Axesand12310/ddr-resocket-multichannel-dma
Open-source multi-channel DDR DMA controller for FPGA: 4 write channels, 5 read channels, async FIFOs, address generation, and arbitration.
#adc#awg#axi4#clc#cmp#ddr#dma#dspic#eclypse-z7#encoder#foc#fpga#hardware-design#motor-control-algorithm#opamp#rtl#verilog#vivado#xilinx#zynq
Stars
55
Forks
0
Watchers
55
Open issues
0
Contributors
1
Language
—
License
—
Default branch
main
Created Oct 23, 2026Updated Oct 23, 2026
Star growth
Today—
This week—
This month—
Repository activity
Activity history will appear here once this repo has been tracked for a couple of days.
Embed badge
Show this repository's current trending rank in your README.
Markdown for your README
[](https://repoburst.com/repo/Axesand12310/ddr-resocket-multichannel-dma)README
No README found for this repository.